

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.ispio.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/091,934	03/06/2002	Amir Alon	IL920020007US1	7058
7:	590 04/04/2003			
IBM CORPORATION			EXAMINER	
P.O. BOX 218	AL PROPERTY LAW		LEVIN, NAUM B	
YORKTOWN HEIGHTS, NY 10598		· [ART UNIT	PAPER NUMBER
		*	2825	
		Ţ	DATE MAILED: 04/04/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

			\mathcal{L}				
	Application No.	Applicant(s)	•				
	10/091,934	ALON ET AL.					
Office Action Summary	Examiner	Art Unit					
	Naum B Levin	2825					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 GFR 1-11 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). eIn no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
1)⊠ Responsive to communication(s) filed on <u>06 M</u>	March 2002 .						
	is action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-30 is/are pending in the application							
4a) Of the above claim(s) is/are withdray	wn from consideration.						
<u> </u>	Claim(s) is/are allowed.						
	⊠ Claim(s) <u>1-30</u> is/are rejected. ⊠ Claim(s) <u>10</u> is/are objected to:************************************						
8) Claim(s) are subject to restriction and/o							
Application Papers	r election requirement.						
9) The specification is objected to by the Examine	r.						
10)⊠ The drawing(s) filed on <u>07 May 2002</u> is/are: a)∑		ne Examiner.					
Applicant may not request that any objection to the	e drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).					
11) The proposed drawing correction filed on	_is: a) approved b) disappro	oved by the Examiner.					
If approved, corrected drawings are required in rep	ply to this Office action.						
12) ☐ The oath or declaration is objected to by the Ex	aminer.						
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of:							
2. Certified copies of the priority document	2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the prior application from the International Bu * See the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).	<u>-</u>					
14) Acknowledgment is made of a claim for domesti	c priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) The translation of the foreign language pro	, .						
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal I	(PTO-413) Paper No(s) Patent Application (PTO-152)					

Art Unit: 2825

DETAILED ACTION

Claim Objections

1. Claims 10, 29 and 30 are objected to because of the following informalities:

Claim 10, line 1 "said sum of said currents" should be changed to -- a sum of currents --.

Claim 29, line 1 "said models" should be changed to -- a models --.

Claim 30, line 1 "said chip" should be changed to -- a chip --.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-13, 15-21, 23-28 and 30 are rejected under 35 U.S.C. 102(e) as being anticipated by Dansky et al. (US Patent 6,342,823).

Dansky discloses system and method for reducing calculation complexity of lossy, frequency-dependent transmission-line computation including:

(1), (16), (18), (24), (25), (26) A system for integrated circuit design comprising:

Art Unit: 2825

a high level design comprising a chip architecture, a floor plan, and one or more critical interconnect wire topologies (col.3, II.26-48; col.5, II.22-24 and col.6, II.64-67);

a schematic design comprising one or more circuit components and one or more critical interconnect wire models (col.5, II.22-24 and II.34-35);

a physical layout comprising said one or more circuit components and said one or more critical interconnect wire topologies (col.5, II.19-24);

extracted parameters of said one or more circuit components and calculated parameters of said critical interconnect wire models (col.2, II.20-33; col.3, II.49-67 and col.4, II.55-57); and

results of a simulation of a schematic design comprising said extracted parameters and said calculated parameters (col.2, II.41-49 and col.4, II.55-57);

- (2) An integrated circuit design kit comprising:
 one or more circuit components topologies (col.5, II.19-24); and
 one or more critical interconnect lines topologies (col.5, II.19-24);
- (3), (7), (23) The kit of claim 2 wherein said interconnect line topologies are predefined (col.5, II.21-31);
 - (4) The kit of claim 2 and further comprising one or more circuit components models (col.5, II.22-24 and II.34-35);
- (5) The kit of claim 2 and further comprising one or more critical interconnect lines models (col.5, II.22-24 and II.34-35);
- (6) A topology of critical interconnect lines (col.3, II.26-48; col.5, II.22-24 and col.6, II.64-67);

Art Unit: 2825

- (8) The topology of claim 6 comprising a definite current return path (col.3, II.34-37 and col.4, II.31-36);
- (9), (27) The topology of claim 6 wherein said topology is supplemented by a model comprising one or more of said following electrical parameters: capacitance, low frequency inductance, high frequency inductance, low frequency series resistance, high frequency series resistance, TEM impedance, and matrix representations of one or more of said parameters (col.2, II.26-34 and col.3, II.54-60);
- (10) The topology of claim 6 wherein said sum of said currents of a cross section of said topology is zero (col.1, II.32-33; col.3, II.26-48; col.5, II.22-24 and col.6, II.64-67);
- (11) The topology of claim 6 wherein said topology comprises one or more signal wires and one or more shielding wires (col.2, II.56-63);
- (12) The topology of claim 11 wherein said one or more shielding wires is one or more side shielding wires located on one or more sides of said signal wires (col.3, II.26-47);
- (13) The topology of claim 11 and wherein said one or more shielding wires is a bottom shielding wire (col.3, II.26-47);
- (15) A computer software product for designing an integrated circuit, said product comprising a computer readable medium in which program instruction are stored, which instructions, when read by a computer, cause said computer to create a topology of critical interconnect lines (col.2, II.36-49; col.3, II.26-48; col.5, II.22-24; col.6, II.64-67 and col.8, II.1-5);

Art Unit: 2825

(17) A computer software product for designing an integrated circuit, said product comprising a computer readable medium in which program instruction are stored, which instructions, when read by a computer, cause said computer to create a design kit comprising a topology of critical interconnect lines (col.2, II.36-49; col.3, II.26-48; col.5, II.19-24; col.6, II.64-67 and col.8, II.1-5);

- (19) A method for designing integrated circuits (IC), said method comprising the steps of:
- (a) defining a chip architecture and a floor plan (col.3, II.26-48; col.5, II.22-24 and col.6, II.64-67);
- (b) identifying one or more critical interconnect lines, and defining transmission line topologies for design of said critical interconnect lines (col.5, ll.21-31 and col.6, ll.64-67);
 - (c) determining a schematic design of said IC (col.5, II.22-24 and II.34-35);
 - (d) defining a physical layout of said IC (col.5, II.19-24);
- (e) extracting electrical parameters of said layout (col.2, II.20-33; col.3, II.49-67 and col.4, II.55-57);
 - (f) simulating said schematic design (col.5, II.40-41 and II.48-51); and
 - (g) receiving results of said simulation (col.2, II.41-49 and col.4, II.55-57);
- (20) The method of claim 19 and further comprising: (h) comparing said simulation results to a set of initial design requirements (col.5, II.52-54);
- (21) The method of claim 20 and further comprising: according to results of said step (h), repeating steps (d) to (g) (Fig.10);

Art Unit: 2825

(28) The method according to claim 19, wherein step (b) comprises: using one or more of said following to identify said critical interconnect lines: estimated length, metal level assignment and manual user selection (col.1, II.17-19 and col.5, II.21-31);

Page 6

(30) A method for designing integrated circuits wherein defining said chip architecture and a floor plan comprises defining critical interconnect wires (col.3, II.26-48; col.5, II.22-24 and col.6, II.64-67).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dansky.

With respect to claim 14 Dansky teaches the features above (for example col.2, II.56-63 and col.3, II.26-47) but lacks a system and method for IC design, where shielding wires may generate one or more shielding layers, witch is well known to a person of ordinary skills in the art at the time the invention was made.

It would have been obvious to a person of ordinary skills in the art at the time the invention was made to employ Dansky's teaching regarding the method and system using shielding layers to improve shielding effect in case of need.

المحالة

Art Unit: 2825

6. Claims 22 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dansky in view of Segal (US Patent 6,496,972).

With respect to claims 22 and 29 Dansky teaches the features above but lacks a system and method for IC design, where IC is application specific integrated circuit (ASIC), and method further comprising creating parameterized cells from the models.

Segal discloses method and system for circuit design top level and block optimization including:

- (22) The method of claim 19, wherein said integrated circuits are analog and mixed signal (AMS) circuits or application specific integrated circuits (ASIC) (col.1, II.25-33);
- (29) The method according to claim 19, and further comprising creating parameterized cells from said models (col.1, II.63-67 and col.2, II.1-27 and II.54-62).

It would have been obvious to a person of ordinary skills in the art at the time the invention was made to employ Segal's teaching regarding the system and method for IC design, where IC is application specific integrated circuit (ASIC), and method further comprising creating parameterized cells from the models and use it in Dansky's invention to improve an efficiency of implementing the integrated circuits design.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Naum B Levin whose telephone number is 703-305-0144. The examiner can normally be reached on M-F (8:00-4:30).

Art Unit: 2825

Page 8

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on 703-308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

N L N March 27, 2003

TECHNOLOGY COSTER 2800